

**Textbook: Verilog® HDL 2<sup>nd</sup>. Edition**

**Samir Palnitkar**

**Prentice-Hall, Inc.**

**教 師：蘇 慶 龍**

**INSTRUCTOR: CHING-LUNG SU**

**E-mail: [kevinsu@yuntech.edu.tw](mailto:kevinsu@yuntech.edu.tw)**

## Chapter 2 Hierarchical Modeling Concepts

*soeecs.yunh-tech.edu.tw*

- 2.1 Design Methodologies**
- 2.2 4-bit Ripple Carry Counter**
- 2.3 Modules**
- 2.4 Instances**
- 2.5 Components of a Simulation**
- 2.6 Example**
- 2.7 Summary**


# 2.1 Design Methodologies

- 2.1 Design Methodologies**
- 2.2 4-bit Ripple Carry Counter**
- 2.3 Modules**
- 2.4 Instances**
- 2.5 Components of a Simulation**
- 2.6 Example**
- 2.7 Summary**


## ■ Digital Design Methodologies

- ❖ **Top-down vs. Bottom-up design methodologies**
- ❖ **Top-down Methodology:** Designers define the top-level block and identify the sub-blocks necessary to build the top-level block. We divide the sub-modules until we come to leaf cells, which are the cells that cannot further be divided.
- ❖ **Bottom-up Methodology:** Designers first identify the building blocks that are available to us. We build bigger cells, using these blocks. These cells are then used for higher-level blocks until we build the top-level block.

## ■ Top-down Design Methodology



## ■ Bottom-up Design Methodology




# 2.2 4-bit Ripple Carry Counter

- 2.1 Design Methodologies
- 2.2 4-bit Ripple Carry Counter**
- 2.3 Modules
- 2.4 Instances
- 2.5 Components of a Simulation
- 2.6 Example
- 2.7 Summary




# 2.2 4-bit Ripple Carry Counter

## ■ 4-Bit Ripple Carry Counter



# 2.2 4-bit Ripple Carry Counter


## ■ Negative Edge-triggered Toggle Flipflop



# 2.2 4-bit Ripple Carry Counter

## ■ Design Hierarchy

Top-down




Bottom-up

- 2.1 Design Methodologies
- 2.2 4-bit Ripple Carry Counter
- 2.3 Modules**
- 2.4 Instances
- 2.5 Components of a Simulation
- 2.6 Example
- 2.7 Summary

### ■ Module


- ❖ Module: Verilog Keyword
- ❖ Module: The basic building block in Verilog
- ❖ Module of lower-level design: Elements are grouped into modules to provide common functionality that is used at many places in design.
- ❖ Module of higher-level design: **A module provides the necessary functionality to the higher-level block through its port interface** (inputs and outputs), but hides the internal implementation.

## ■ Module Example



## ■ Module in Verilog Files


XXX.v File



## ■ T-flipflop Module in Verilog File

XXX.v File

```
module T_FF (q, clock, reset)
...
<function of T-flipflop>
...
endmodule
```





### ■ 4 Abstraction levels in Verilog


- ❖ **Behavioral or Algorithmic Level:** A module can be implemented in terms of the desired design algorithm without concern for the hardware implementation details.
- ❖ **Dataflow Level:** The designer is aware of how data flows between hardware registers and how the data is processed in the design.
- ❖ **Gate Level:** The module is implemented in terms of logic gates and interconnections between these gates.
- ❖ **Switch Level:** A module can be implemented in terms of switches, storage nodes, and the interconnections between them.

### ■ Verilog Supports

- ❖ Verilog allows the designer to mix and match all four levels of abstractions in a design.
- ❖ The (Register Transfer Level) RTL is a combination of behavioral and dataflow constructs for synthesis tools.
- ❖ The **higher Level of Abstraction**: The more flexible and technology-independent.
- ❖ The **lower Level of Abstraction**: The more technology-dependent and inflexible.

- 2.1 Design Methodologies
- 2.2 4-bit Ripple Carry Counter
- 2.3 Modules
- 2.4 Instances**
- 2.5 Components of a Simulation
- 2.6 Example
- 2.7 Summary

## ■ Module Design vs. Instance



# 2.4 Instances

## ■ Example

Module TFF

```
module TFF(q, clk, reset);
```

```
output q;  
input clk, reset;  
wire d;
```

```
DFF dff0(q, d, clk, reset);
```

```
not n1(d, q);
```

```
endmodule
```

Single-Line Comments

// not is a Verilog provided primitive.

Module ripple\_carry\_counter

```
module ripple_carry_counter(q, clk, reset);
```

```
output [3:0] q;  
input clk, reset;
```

```
//4 instances of the module TFF are created.
```

```
TFF tff0(q[0],clk, reset);
```

```
TFF tff1(q[1],q[0], reset);
```

```
TFF tff2(q[2],q[1], reset);
```

```
TFF tff3(q[3],q[2], reset);
```

4 TFF Instances

```
endmodule
```

## ■ Verilog Illegal: Nesting Module

```
//This file is not simulatable. It is intended merely  
//to demonstrate that module nesting is illegal.
```

```
// Define the top level module called ripple carry  
// counter. It is illegal to define the module T_FF inside this module.
```

```
module ripple_carry_counter(q, clk, reset);  
output [3:0] q;  
input clk, reset;
```

illegal

```
module T_FF(q, clock, reset);// ILLEGAL MODULE NESTING  
:  
<module T_FF internals>  
:  
endmodule // END OF ILLEGAL MODULE NESTING
```

```
endmodule
```

# 2.5 Components of a Simulation

- 2.1 Design Methodologies
- 2.2 4-bit Ripple Carry Counter
- 2.3 Modules
- 2.4 Instances
- 2.5 Components of a Simulation**
- 2.6 Example
- 2.7 Summary

# 2.5 Components of a Simulation

## ■ Circuit Design vs. Stimulus Block

